Digitizer Status

• Pipeline delay via custom ASIC

  • Digital memory unit (DMU)
  • Originally developed for PHENIX TEC

• Output via optical S-LINK

  • Read with optical LDC/PMC, RIO processor

Previous slide

Next slide

Back to first slide

View graphic version