


B2428(V3.1B) Board Size (mm)



BOARD's DRILL SCHEDULE (inch)

DRILL SYMBOL	DRILL SIZE	COUNT	PLATED	Min/Max
○	.012	144	YES	---
⊞	.015	196	YES	---
⊕	.02	45	YES	---
⊞	.028	80	YES	---
⊖	.041	2	YES	---
⊞	.13	2	YES	---

BOARD SPECIFICATIONS

- Board Layers: 8
- Layer Stack Order:
  - Layer1 (Film1): Top component layer(Signal\_1).
  - Layer2 (Film2): Power plane(Power,VCC).
  - Layer3 (Film3): Power plane(GROUND).
  - Layer4 (Film4): Inner signal layer(Signal\_3).
  - Layer5 (Film5): Inner signal layer (Signal\_4).
  - Layer6 (Film6): Power plane (AVCC).
  - Layer7 (Film7): Power plane (AGND).
  - Layer8 (Film8): Bottom component layer(signal\_2).
- Apply solder mask over bare copper on both side:
  - Film9: Top solder mask.
  - Film10: Bottom solder mask.
- Apply silkscreen on both side:
  - Film11: Top silkscreen.
  - Film12: Bottom silkscreen.
- Material: FR4.
- Board thickness: 0.062'' +/- 0.010.
- All layers are equal thickness.
- Copper thickness 1oz before plating.
- Ni/Au (chem plated) over bare copper
- All layers minimum trace width/clearance 0.005"/0.006"
- All dimensions are in inches unless otherwise noted.

Contact person:  
 Fukun Tang/Electronics Engineer  
 Electronics Development Group  
 University of Chicago  
 Tel: (773)-702-7801, Fax: (773)-702-2971

SCHM# 2427V3.1B  
 SPEC# 2428V3.1B  
 ASSM# 2429V3.1B

UNIVERSITY OF CHICAGO  
 ELECTRONICS DEVELOPMENT GROUP

TITLE  
 B2428 Specification Drawing

SHEET 1 OF 1  
 DATE 2/26/2001  
 DRAWN TANG

B- 2428  
 REV 3.1B