

TOP LEVEL

GROUND

sheet2-25 of 26

POWER_LAYERS:

POWER-1 & POWER_2 & POWER_3 & POWER_4
POWER_5 & POWER_6 & POWER_7 & POWER_8
POWER_9 & POWER_10 & POWER_11 & POWER_12
POWER_13 & POWER_14
POWER_15

UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP


TITLE
MAIN BOARD TOP


SHEET 1 OF 26
DATE 06-26-2019
DRWN Tang


C-2859
REV 4


SCH#: B-2859
SPC#: B-2860
ASM#: B-2861


DATE	REVISION DESCRIPTION

















UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP


TITLE
SECTION-A: 3-in-1 PORTS

SHEET 9 OF 26
DATE 06-29-2019
DRWN FUKUN TANG

C-2859
REV 4

SCH#: B-2859
SPC#: B-2860
ASM#: B-2861

DATE	REVISION DESCRIPTION



UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP


TITLE
SECTION-B: 3-in-1 PORTS

SHEET 10 OF 26
DATE 06-26-2019
DRWN FUKUN TANG

C-2859
REV 4

SCH#: B-2859
SPC#: B-2860
ASM#: B-2861

DATE	REVISION DESCRIPTION




CYCLONE IV E CONFIGURATION SETTINGS

CONF	SCHM	MSEL2	MSEL1	MSEL0	CONF	VOLT
1	0	1	1	FAST	3.3	
1	0	0	0	FAST	3.0	2.5
0	1	0	0	STD	3.3	
0	1	1	1	STD	3.0	2.5

SCH#: B-2859
SPC#: B-2860
ASM#: B-2861

UNIVERSITY OF CHICAGO ELECTRONICS DEVELOPMENT GROUP	
TITLE SECTION-A: FPGA CONFIG CHAIN	
SHEET 11 OF 26 DATE 06-26-2019 DRWN Fukun TANG	C-2859 REV 4

DATE	REVISION DESCRIPTION



CYCLONE IV E CONFIGURATION SETTINGS

CONF	SCHM	MSEL2	MSEL1	MSEL0	CONF.	VOLT
AS		1	0	1	FAST	3.3
		1	0	0	FST	3.0 2.5
		0	1	0	STD	3.3
		0	1	1	STD	3.0 2.5

SCH#: B-2859
SPC#: B-2860
ASM#: B-2861



DATE	REVISION DESCRIPTION

UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP

TITLE
SECTION-B: FPGA CONFIG CHAIN

SHEET 12 OF 26
DATE 06-26-2019
DRWN Fukun TANG

C-2859
REV 4



P2V5_A

SCH#: B-2859
SPC#: B-2860
ASM#: B-2861




DATE	REVISION DESCRIPTION

UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP


TITLE	Section-A: FPGA_A0
-------	--------------------


SHEET	13 OF 26
DATE	06-26-201
DRWN	Fukun TANG

C-2859
REV 4





UNIVERSITY OF CHICAGO ELECTRONICS DEVELOPMENT GROUP	
TITLE SECTION-A: FPGA_A1	
SHEET 14 OF 26 DATE 06-26-2019 DRWN Fukun TANG	C-2859 REV 4





A	B	C	D	E	F	G	H														
Intentionally Blank Sheet																					
SCH#: B-2859 SPC#: B-2860 ASM#: B-2861				<table><tr><th>DATE</th><th>REVISION DESCRIPTION</th></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr></table>		DATE	REVISION DESCRIPTION							<table><tr><td colspan="2">UNIVERSITY OF CHICAGO ELECTRONICS DEVELOPMENT GROUP</td></tr><tr><td colspan="2">TITLE Reserved Sheet</td></tr><tr><td>SHEET 18 OF 26 DATE 06-26-2019 DRWN Teng</td><td>C-2859 REV 4</td></tr></table>		UNIVERSITY OF CHICAGO ELECTRONICS DEVELOPMENT GROUP		TITLE Reserved Sheet		SHEET 18 OF 26 DATE 06-26-2019 DRWN Teng	C-2859 REV 4
DATE	REVISION DESCRIPTION																				
UNIVERSITY OF CHICAGO ELECTRONICS DEVELOPMENT GROUP																					
TITLE Reserved Sheet																					
SHEET 18 OF 26 DATE 06-26-2019 DRWN Teng	C-2859 REV 4																				
A	B	C	D	E	F	G	H														





SCH#: B-2859
SPC#: B-2860
ASM#: B-2861

UNIVERSITY OF CHICAGO	
ELECTRONICS DEVELOPMENT GROUP	
TITLE	
SECTION-A: P2V5, 1V2 SUPPLIES	
SHEET 20 OF 26	C-2859
DATE 06-26-2019	REV 4
DRWN Fukun TANG	

DATE	REVISION DESCRIPTION

